Engineering (General)

Verilog by Example: A Concise Introduction for FPGA Design

Name: Verilog by Example: A Concise Introduction for FPGA Design
Brand: Full Arc Press
SKU: 9780983497301
Price: 1950.00 INR
Availability: InStock
ISBN: 9780983497301

Contributor(s): Readler, Blaine Author Format: Paperback

Paperback · ISBN 9780983497301

₹1,950 3%

₹2,000

Inclusive of GST and other taxes

100% Quality Assurance

No Account Creation Required

Fast Delivery

Secured Transactions

Arriving at your doorstep in 10-15 days

Our logisitcs team will make sure everyitem is delivered safely

Key Specifications

ISBN	9780983497301
Publisher	Full Arc Press
Publication date	April 2011
Language	English
MRP	£15.50 GBP
Page count	124
Item weight	43 g

A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.

Verilog by Example: A Concise Introduction for FPGA Design

Key Specifications

Readler, Blaine Author

Related titles